Abstract-The atomic clock clean-up system aims at improving the short term frequency stability while maintaining the good long term frequency stability of the atomic clock itself. A simulation model for the atomic clock clean-up system is established, which is paramount importance for design, simulation, and selection of the suitable equipments for atomic clock clean-up system. Based on the phase locked loop(PLL) structure, the phase noise of oscillator, phase detector noise and voltage controlled oscillator(VCO) quantization noise which influence the performance of the system are modeled respectively in this simulation model. Then, a clean-up experiment has been designed for a widely used cesium atomic clock to test the performance of the atomic clock clean-up system. The experiment results show that the short term frequency stability of the cesium atomic clock under test is improved with the reasonable selection of the system parameters, and its short term frequency stability which is not inferior to the hydrogen maser. This simulation model can also be applied to the simulation of other types of PLL systems by changing the corresponding noise model.
INTRODUCTION
Since National Physical Laboratory (NPL) developed the first practical atomic clock in 1955 [1] , it has been widely used in many fields, such as wireless communication, satellite navigation, aerospace, astronomical observation and timefrequency measurement. Atomic clock has gradually become an essential component for these fields which demand high precision frequency and time reference.
With the rapidly development of science and technology, the demand of excellent short-term frequency stability is rising. For example, the Time Keeping System(TKS) of GPS Block IIR satellite [2] uses a phase locked loop (PLL) to take advantages of the good long-term frequency stability of a rubidium atomic clock and the excellent short -term frequency stability of a voltage controlled oscillator(VCO). According to the evaluation results of GPS Master Control Station, the estimated range deviation (ERD) which is an estimate of the range error the users would see using the broadcast ephemeris and clock has been reduced obviously since TKS started running [3] .
At present, there are some clean-up equipment designed by relevant manufacturers, such as 4145C produced by Microsemi [4] , VCH-317 produced by VREMYA-CH [5] , A6-ANF produced by Quartzlook [6] , and Clean-up Oscillator produced by Timetech [7] , which have been used in many applications. However, there are few researches on the modeling, simulation and performance analysis of the atomic clock clean-up system. In this paper, a simulation model is established, which is based on PLL structure, to verify and analyze the performance of the atomic clock clean-up system.
II. CLEAN-UP MODELING AND SIMULATION
PLL technology is the foundation of atomic clock clean-up system. The atomic clock will be "cleaned" by this high performance PLL, and the short term frequency stability performance of output signal will be improved. Block diagram of a typical PLL is shown in Figure I . It contains 3 essential units: phase detector, loop filter and voltage controlled oscillator. The phase detector compares the phase of the periodic input signal with the VCO signal, and outputs the phase difference between the two signals. Then, the phase difference is filtered by the loop filter, and the output of the loop filter is used as the control voltage of VCO to reduce the phase error between the input signal and the VCO [8] .
The clean-up performance of atomic clock is mainly related to the phase noise of the atomic clock, the phase noise of VCO, the noise of phase detector, and the quantization noise of VCO. On the basis of the block diagram in Figure I . , the simulation model of atomic clock clean-up system can be established as shown in Figure II 
A. The Phase Noise of Oscillator
The phase noise of the atomic clock and VCO can be simulated by the same model. The oscillator's phase noise can be well approximated as superposition of independent noises with different power-law types of spectral densities. Its power spectral density function is expressed as [9] (1) is a constant, are corresponding to 5 different types noise respectively. There are random walk frequency noise, flicker frequency noise, white frequency noise, flicker phase noise and white phase noise. This function is shown graphically in Figure III .
It can be observed the different slopes of the different types of noise in the timing error spectral distribution. The random walk frequency is a low frequency noise which has a great influence on the long term frequency stability, while the white phase is the floor noise that is mandatory in the short term.
B. Clock Error Modeling
The characterization of phase noise of oscillator can be reflected by clock error. Clock error is defined as the clock timing error caused by the instantaneous phase change of the oscillator:
The normalized frequency error is given by (3) where is the nominal frequency. A widely used definition for the measure of frequency stability is known as Allan variance, its expression is (4) where is the averaging period, is sample number. Allan variance can be translated from the power spectral density of the timing error. The types of clock error with their contributions to spectral density and Allan variance are shown in TABLE I. The high-frequency cut-off is defined as the upper limit in the spectral bandwidth of the system. 
POWER SPECTRAL DENSITY OF TYPICAL CLOCK NOISE
In general, flicker phase noise is not considered because it can be neglected in the analysis of clock error [10] . Set the noise parameter of other 4 types phase noise as (5) 
C. Simulation of Clock Error
The random sequences which obey uniform distribution would be a good choice for simulating the nominal frequency of each type of noise, it can be generated using these equations [11] :
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where 'rand' is a uniform variable in the interval [-1,1] , is the number of simulated points at a sampling frequency of . The generation of these three types of errors are convenient and without large computational load. However, the flicker frequency, which is an important component of clock error simulation, may be complex in terms of large computational load. According to the method described in [12] , the flicker frequency can be generated by using the following algorithm: (9) This method works well and provides very good results, but it requires managing all the previous samples in each step.
In order to remain the Allan variance of the generated random sequences unchanged, normalization constants must be introduced when generating these four types of nominal frequency error. The constants for each type of noise are provided in TABLE III . [11] The proposed noise simulation method using (6)- (9), allows the generation of real nominal frequency error. However, in some applications, it is necessary to fit a given error behavior while keeping the statistical characterization of the clock noise. Therefore, a method for fitting noise parameters using overdetermined nonlinear equations is adopted by taking the Allan deviation of the given clock as input [13] . Where Allan deviation is the square root of Allan variance. (10) where is the Allan deviation of different , . Newton iterative method is one of the most effective methods for solving nonlinear equations. The optimal noise parameters can be obtained by solved by these overdetermined nonlinear equations.
Once the noise parameters are calculated, the timing error, i.e., the clock error as a function of the time, is obtained as (11) Figure IV. show the results between the Allan deviation of a cesium atomic clock HP5071A which taken as input and Allan deviation of simulated clock error. The above experiment results indicate that the Allan deviation of the clock error data generated by the proposed method is very close to the input Allan deviation of HP5071A.This method allows the deep analysis of the noise behavior of the high precision oscillator without losing the actual random behavior, and solves one of the main problems in the simulation of atomic clock clean-up system.
IV. MODELING OF NOISE OF PHASE DETECTOR AND VCO
For a well-designed PLL system, the phase noise should mainly originate from the oscillator. However, the noise of
Advances in Intelligent Systems
Research, volume 153 phase detector and VCO may also influence its actual performance.
A. Modeling of Phase Detector Noise
The characteristics of phase detector noise are different with different types of phase detectors. For example, the TKS of Block IIR satellite uses a time interval counter which has a resolution of 1.67ns because of its 600MHz driving frequency [14] . The statistical characteristics of the output of this phase detector obey the uniform distribution. Therefore, a random sequences within the range of [-1.67,1.67]ns can be used to generate phase detector noise of TKS.
For the atomic clock clean-up system, low phase measuring accuracy will introduce excessive system noise to the system, and resulting in the degradation of clean-up performance. As a result, the dual mixer time difference(DMTD) system with a picoseconds phase measurement accuracy can be used as the phase detector of the clean-up system to guarantee the performance of the clean-up system. The DMTD equipment produced by Symmetricom company is widely used in many time keeping laboratories. Its floor noise experiment shows that the floor noise obey the Gauss distribution with the standard deviation of level. The experiment results are shown in Figure V .
FIGURE V. STATISTICS OF SYMMETRICOM DMTD EQUIPMENT
According to the above statistics, Gauss white noise random sequences would be used as the model of phase detector noise in the atomic clock clean-up system.
B. Modeling of VCO Quantization Noise
The commonly used model of quantization noise is additive white noise with equal probability density to the linear system. For digital phase locked loop (DPLL), a high precision DAC module is used to generate the control voltage to adjust the VCO frequency. Therefore, the resolution of the DAC module will determine the magnitude of the quantization noise.
If OSA 8607 option E oscillator is used as the VCO of the atomic clock clean-up system, for example, its typical normalized frequency adjustment range is [-10 -7 ,10 -7 ], and input control voltage range is [0,10]V, the output frequency will be equal to its nominal value when the input control voltage is 5V [15] . Suppose that the DAC module is N bits, then the normalized frequency adjustment resolution of OSA 8607 option E will be . Therefore, a random sequences which obey uniform distribution would be used as the model of VCO quantization noise.
V. SIMULATION RESULTS
An experiment was carried out to test the proposed simulation model. The Allan deviation results of each component are shown in Figure VI. This experiment adopts the Allan deviation of the cesium atomic clock HP5071A which introduced in chapter III as the input to generate clock error of reference atomic clock. An OSA 8607 option E oscillator is used as the VCO, whose Allan deviation can be obtained from its technical manual [15] . Setting the standard deviation of Gauss white noise which simulates the phase detector noise as , and setting the normalized frequency adjustment resolution as .
FIGURE VI. ALLAN DEVIATION RESULTS OF EACH SIMULATION SIGNAL
From the simulation results, it can be observed that the output signal of the clean-up system not only maintains the long term characteristics of the cesium atomic clock, but also obtains excellent short term characteristics of VCO. The atomic clock clean-up system improves the short term frequency stability of the cesium atomic clock used for the experiment, and its short term frequency stability is not inferior to the hydrogen maser.
VI. CONCLUSIONS
A simulation model of an atomic clock clean-up system based on PLL is proposed. The oscillator noise, phase detector noise and VCO quantization noise are modeled as the major noise of this simulation model respectively. This simulation model proposed in this paper solves one of the main problems in the design and analyze the atomic clock clean-up system. The influence of different noise on clean-up result can also be analyzed through this simulation model. This simulation model is based on PLL, so it is also applicable to most of the digital PLL simulation.
